

Design of a Two-Bit Magnitude Comparator Based on Pass Transistor, Transmission Gate and Conventional Static CMOS Logic

Samiha Lubaba

Department of Electrical and Computer Engineering
North South University
Dhaka, Bangladesh
samihalubaba@gmail.com

K. M. Faisal

Department of Electrical and Computer Engineering
North South University
Dhaka, Bangladesh
kmfaisal63@gmail.com

Moumita Sadia Islam

Department of Electrical and Computer Engineering
North South University
Dhaka, Bangladesh
prituislam@gmail.com

Mehedi Hasan

Jack-Kilby VLSI Lab
University of Science and Technology, Chittagong
Chattogram, Bangladesh
mehedi.hasan01@northsouth.edu

Abstract—Since there is a swift technological progress going on in the recent years, semiconductor industry evolved to such an extent that requirement of optimal performance in electronic circuits have become essential. Therefore, there is high requirement of energy efficient fast circuit designs in modern Integrated Circuits (IC). Comparison of two binary digits is one of the fundamental arithmetic operations in Arithmetic Logic Units (ALU) of ICs and processors. A hybrid design approach for implementing a two-bit Magnitude Comparator (MC) has been proposed in this work. The hybrid design consists of three different logic techniques namely: (a) Pass Transistor Logic (PTL), (b) Transmission Gate Logic (TGL) and (c) Conventional Static CMOS Logic (C-CMOS logic). The effectiveness of the proposed design has been compared with 6 state of art two-bit magnitude comparators using Cadence tools in 90 nm technology node. The proposed design showed best performance in case of delay and Power Delay Product (PDP) which proved the effectiveness of the design. Moreover, power consumption of the design is also low which makes it highly usable for portable devices that requires low-power consumption.

Keywords—magnitude comparator, binary comparator, pass transistor logic, transmission gate, conventional static CMOS logic, gate diffusion input technique.

I. INTRODUCTION

Due to rapid escalation in usage of portable devices, demand for high-performance circuits in electronic devices have become a crucial need [1-4]. Modern highly complex electronic devices requires ICs and processors that have high efficiency and speed [5-6]. Therefore, efficient design methodologies are highly demanded in order to cope up with the expected performance parameters of modern devices [7-9]. In order to meet the performance requirements, many efficient design techniques have been developed and implemented [10-12].

MC in digital ALU is the component used for comparing two binary digits or numbers [13]. By comparing two binary numbers, it provides output if they are greater than or equal to one-another [14-15]. This component in ALU is highly utilized in parallel processing and digital signal processing

[16-17]. In addition, instruction sorting in microprocessors requires MC [18]. Hence, because of having significant demand in VLSI design, an effective MC design will bring about great performance escalation of ALU.

In this research, a hybrid two-bit magnitude comparator using PTL, TGL and C-CMOS logic has been presented. Performance of the proposed hybrid two-bit MC has been compared with the existing designs to validate its effectiveness. Cadence design tools have been used in this research for performance evaluation in standard 90 nm technology node.

II. LITERATURE REVIEW OF TWO-BIT MAGNITUDE COMPARATOR DESIGNS

Due to wide area of applications, MC has become a prime subject of interest for which numerous two-bit MC designs have been implemented by researchers [19-20]. Two-bit MC using PTL utilizes 40 CMOS transistors is reported in [21]. The major disadvantage associated with this sort of design is degradation of voltage since N-MOS only passes strong logic 0 (zero). Hence, PTL MC suffers from low driving power and has high power consumption.

Later on, in order to overcome the disadvantages of PTL, C-CMOS logic has been developed. This design employs complementary set of N-MOS and P-MOS transistors for full-swing logic implementation. Two-bit MC design using C-CMOS logic has been reported in [22]. Transistor count (TC) for this design is 66. This high TC makes the input impedance high which accounts for high delay. However, in case of driving power, the design is significantly robust.

TGL do not incorporate the weakness of voltage degradation unlike PTL. However, high TC in TGL results in high area in silicon chip. Moreover, driving power is also an issue in this sort of design. Two-bit MC using TGL is reported in [23] which employs 66 transistors.

Two-bit MC design employing Full Adder (FA) cell is reported in [24]. The design employed 30 transistors and used FA design in [25]. TC of this MC is low while compared to the previously mentioned PTL and C-CMOS MCs.

Gate Diffusion Input (GDI) method enables designers to build VLSI circuits with less TC compared to other design methods [26-27]. Major drawback of this design is the voltage degradation unlike PTL. Two-bit MC using GDI technique in [28] only requires 28 transistors which is the lowest TC reported in this research.

Hybrid logic style based two-bit MC in [29] requires 46 transistors. The design used hybrid logic based AND and XNOR gates for internal logic signal generation. Then the internal signals are sent to C-CMOS based circuit for generating output terms. Major advantage of this design lies in the intelligent use of C-CMOS method based circuit in the outer signal generation [30].

Dynamic logic based MC designs are also available in literature [31-32]. However, the proposed and the other MCs mentioned are static CMOS based for which comparison in this research are conducted only among static CMOS based designs.

III. PROPOSED DESIGN

To have descriptive analysis of proposed two-bit MC cell, design methodology has been described using the following sub-sections.

TABLE I. TABLE OF OPERATION OF A TWO-BIT MAGNITUDE COMPARATOR

Inputs		Outputs		
A_1, B_1	A_0, B_0	AGB	ALB	AEB
$A_1 = B_1$	$A_0 = B_0$	0	0	1
$A_1 = B_1$	$A_0 > B_0$	1	0	0
$A_1 = B_1$	$A_0 < B_0$	0	1	0
$A_1 > B_1$	X	1	0	0
$A_1 < B_1$	X	0	1	0
AGB: $A > B$ (A is greater than B)				
ALB: $A < B$ (A is Smaller than B)				
AEB: $A = B$ (A and B are equal)				
X= Don't care condition				

A. Understanding Logic Operation of Two-Bit MC:

In order to be able to design a two-bit MC, at first, it is necessary to fully understand its logic of operation. Operation technique of two-bit MC is conveyed using Table I. In Table I, the binary numbers required to be compared are denoted as A and B. The most significant bits are represented by A_1, B_1 . Least significant bits of the binary numbers A and B are denoted by A_0 and B_0 respectively.

Operation conveyed in Table I can be written using Boolean Algebra in order to express the operation of two-bit MC using Boolean Equations. The equations are

$$AGB = A_1 + A_0 XN_1 \quad (1)$$

$$ALB = B_1 + B_0 XN_1 \quad (2)$$

$$AEB = XN_0 XN_1 \quad (3)$$

Here, $XN_0 = A_0 XNOR B_0$ and $XN_1 = A_1 XNOR B_1$

Hence, it is clear from the above mentioned discussions that implementation of the two-bit MC would require AND and XNOR operations. Later, a complex logic gate would be required to implement Boolean equations stated in (1) and (2)

B. Block Diagram

As per observations made from Table I and eq. 1-3, proposed 2-bit MC operation process is expressed using Fig. 1. Initially, the inputs are passed onto the TGL and PTL based

hybrid XNOR gates in order to generate the internal node signals. Usage of C-CMOS method in the initial circuitry is deliberately avoided in order to reduce the high-input impedance of C-CMOS design. In this way, the RC time constants of the circuits become low. Due to this low RC time constant, the input signals can quickly pass along the circuit components for which delay has been reduced significantly.

The output signals generated from the hybrid XNOR gates are later passed onto C-CMOS based circuit which provides full swing output signals having high driving power. C-CMOS logic is intentionally placed in generating the output signals in order to provide robustness and driving power to the circuit.

C. Circuit Implementation

Since Fig. 1 implies that MC implementation would require AND and XNOR gates, finding the perfect AND and XNOR gates would result in performance increment of the proposed two-bit MC. Various AND and XNOR gates are available in [33-39]. Logic gates in [33] do not provide full swing operation. As per simulation results seen in [39], logic gates in [39] is highly efficient and would bring about great performance enhancement if applied to the proposed MC. Hence, logic gates designed in [39] have been chosen in order to implement the proposed MC circuit diagram.

For AND operation, C-CMOS based design has been utilized. For ALB and AGB, XNOR operation is required. This XNOR gate can be designed by interchanging A and $\bar{A}$ in the XOR gate represented in [39]. After employing the circuits for generating XNOR signals, C-CMOS circuits has been developed for the Boolean expressions in (1) and (2). Full circuit diagram has been depicted in Fig. 2.




Fig. 1. Block diagram of proposed magnitude comparator.

IV. SIMULATION RESULT ANALYSIS, COMPARISON AND DISCUSSION

In order to compare the proposed MC with the existing ones described in section II, circuit simulation has been conducted in 90 nm CMOS process. Cadence CAD tools have been utilized for this purpose. All designs have been simulated for 1.0 V supply voltage so that the designs get similar environment for comparison. Obtained simulation results have been presented in Table II and Fig. 3-5.

The simulation results in Table II states that the proposed MC is highly efficient in case of propagation delay. PTL based MC has quite satisfying speed. Compared to the other designs, GDI based MC in [28] has very high delay.

Power consumption of the design is also low compared to the designs in [21-23, 29]. Only MC design in [28] has less average power than the two-bit MC in this research work. However, there is a problem associated with GDI based MC in [28]. The design only consists of circuits for AEB and AGB. Circuit for ALB is missing in this design. Adding this circuit would add more transistor to the overall design and will result in increased power dissipation.

In case of PDP, proposed design achieved the best position which proved its effectiveness. Although having satisfying delay, PTL based design has the highest power dissipation for which its PDP is high. GDI based design obtained highest PDP due to its high delay.

V. CONCLUSION

This work presented the design of a two-bit MC. The proposed MC utilized PTL and TGL based logic circuits for generating the initial signals from the inputs which reduced TC. Output terminals consisted C-CMOS circuits to provide robustness and driving power. For comparison purpose, proposed MC has been simulated in 90 nm CMOS process along with the existing ones. The proposed MC achieved quite satisfying performance parameters which proved its effectiveness. Due to the high performance obtained by the proposed design, it is proved that the design is highly useful for designing modern microprocessors [40-43].

TABLE II. SIMULATION RESULT OF MAGNITUDE COMPARATORS

Comparator logic style	Ref no.	TC	Power (c)	Delay (ns)	PDP (fJ)
PTL	[21]	40	11.031	0.287	3.166
C-CMOS logic	[22]	66	13.589	0.311	4.226
TGL MC	[23]	66	15.116	0.356	5.381
FA based MC	[24]	30	Failed		
GDI Method	[28]	28	7.783	0.513	3.992
Hybrid	[29]	46	7.802	0.212	1.654
Proposed		46	7.792	0.192	1.496




Fig. 2. Proposed two-bit magnitude comparator.




Fig. 3. Simulation results of power dissipation.




Fig. 4. Simulation results of propagation delay.




Fig. 5. Simulation results of PDP.

REFERENCES

- [1] M. Hasan, M. H. Anik and S. Islam, "Microcontroller Based Smart Home System with Enhanced Appliance Switching Capacity," 2018 Fifth HCT Information Technology Trends (ITT), Dubai, United Arab Emirates, 2018, pp. 364-367.
- [2] H. Naseri and S. Timarchi, "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 8, pp. 1481-1493, Aug. 2018.
- [3] R. F. Mirzaee, M. H. Moaiyeri, H. Khorsand and K. Navi, "A New Robust and Hybrid High-Performance Full Adder Cell," *Journal of Circuits, Systems and Computers*, vol. 20, no. 4, pp. 641-655, 2011.
- [4] M. Hasan, M. H. Anik, S. Chowdhury, S. A. Chowdhury, T. I. Bilash, S. Islam, "Low-cost Appliance Switching Circuit for Discarding

- Technical Issues of Microcontroller Controlled Smart Home," *International Journal of Sensors and Sensor Networks*, vol. 7, no. 2, pp. 16-22, 2019.
- [5] M. Hasan, A. Z. Dipto, M. S. Islam, A. Sorwar, S. Alam, "A Smart Semi-Automated Multifarious Surveillance Bot for Outdoor Security Using Thermal Image Processing," *Advances in Networks*, vol. 7, no. 2, pp. 21-28, 2019.
 - [6] M. F. Karin, K. S. Noor and H. U. Zaman, "Hardware based design and implementation of a bottle recycling machine using FPGA," *2016 IEEE Conference on Systems, Process and Control (ICSPC)*, Bandar Hilir, 2016, pp. 43-46.
 - [7] M. Hasan, P. Biswas, M. T. I. Bilash and M. A. Z. Dipto, "Smart Home Systems: Overview and Comparative Analysis," *2018 Fourth International Conference on Research in Computational Intelligence and Communication Networks (ICRCICN)*, Kolkata, India, 2018, pp. 264-268.
 - [8] N. H. E. Weste and D. M. Harris, *CMOS VLSI Design: A Circuits and Systems Perspective*, 4th ed. Boston, MA, USA: Addison-Wesley, 2010.
 - [9] R. Hossain, M. Ahmed, H. U. Zaman and M. A. Nazim, "A comparative study of various simulation software for design and analysis of operational amplifier based integrator circuits," *2017 8th Annual Industrial Automation and Electromechanical Engineering Conference (IEMECON)*, Bangkok, 2017, pp. 278-282.
 - [10] M. Hasan, M. J. Hossein, U. K. Saha and M. S. Tarif, "Overview and Comparative Performance Analysis of Various Full Adder Cells in 90 nm Technology," *2018 4th International Conference on Computing Communication and Automation (ICCCA)*, Greater Noida, India, 2018, pp. 1-6.
 - [11] S. A. Karim and H. U. Zaman, "Simulation and visualization of carrier trajectories in distributed MIGFET devices a simulation of newtonian particles at small dimensions," *2016 19th International Conference on Computer and Information Technology (ICCIT)*, Dhaka, 2016, pp. 139-144.
 - [12] S. Kang and Y. Leblebici, *CMOS Magnitude Integrated Circuit, Analysis and Design*, 3rd Ed, 2003.
 - [13] P. Chuang, D. Li and M. Sachdev, "A Low-Power High-Performance Single-Cycle Tree-Based 64-Bit Binary Comparator," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 59, no. 2, pp. 108-112, Feb. 2012.
 - [14] S. A. Karim and H. U. Zaman, "Qualitative analysis of an equivalent full adder circuit using MIGFET: An alternative approach to full adder circuit via direct truth table implementation," *2016 International Conference on Microelectronics, Computing and Communications (MicroCom)*, Durgapur, 2016, pp. 1-6.
 - [15] G. Sharma, H. Arora, J. Chawla and J. Ramzai, "Comparative analysis of a 2-bit magnitude comparator using various high performance techniques," *2015 International Conference on Communications and Signal Processing (ICCSP)*, Melmaruvathur, 2015, pp. 0079-0083.
 - [16] M. Drozdowski, *Scheduling for Parallel Processing*, 1st ed. London, United Kingdom, Springer-Verlag London, 2009.
 - [17] D. Marković, R. W. Brodersen, *DSP Architecture Design Essentials*, 1st Ed, New York, NY, 2012.
 - [18] Vijaya Shekhawat, Tripti Sharma and Krishna Gopal Sharma, "2-Bit Magnitude Comparator using GDI Technique" in *Proc. IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE-2014)*, 2014, Jaipur, India. pp.1-5.
 - [19] M. Hasan, M. S. Islam, M. R. Ahmed, "Performance Improvement of 4-Bit Static CMOS Carry Look-Ahead Adder Using Modified Circuits for Carry Propagate and Generate Terms," *Science Journal of Circuits, Systems and Signal Processing*, vol. 8, no. 2, pp. 76-81, 2019.
 - [20] M. Hasan, P. Biswas, M. S. Alam, H. U. Zaman, M. Hossain and S. Islam, "High Speed and Ultra Low Power Design of Carry-Out Bit of 4-Bit Carry Look-Ahead Adder," *2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT)*, Kanpur, 2019, pp. 1-5.
 - [21] S. Bhuvaneswari, R. Prabhakaran and N. J. R. Muniraj, "Efficient Implementation of 2-Bit Magnitude Comparator Using PTL," *International Journal of Advance Research, Ideas And Innovations in Technology*, vol. 3, no. 6, pp. 140-144, 2017.
 - [22] D. N. Mukherjee, S. Panda and B. Maji, "Design of low power 2-bit magnitude comparator," *2017 Devices for Integrated Circuit (DevIC)*, Kalyani, 2017, pp. 103-109.
 - [23] Anjuli, Satyajit Anand: "Two-bit Magnitude Comparator Design Using Different Logic Styles" *International Journal of Engineering Science Invention*, vol. 2, no. 1, pp. 13-24, 2013.
 - [24] A. Sharma and P. Sharma, "Area and power efficient 4-bit comparator design by using 1-bit full adder module," in *Proc. 2014 International Conference on Parallel, Distributed and Grid Computing*, Solan, 2014, pp. 1-6.
 - [25] H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 49, no. 1, pp. 25-30, Jan. 2002.
 - [26] A. Morgenshtein, M. Moreinis and R. Ginosar, "Asynchronous gate-diffusion-input (GDI) circuits," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 12, no. 8, pp. 847-856, Aug. 2004.
 - [27] A. Morgenshtein, A. Fish, and I. A. Wagner, "Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) systems*, Vol. 10, No. 5, pp.566-581, October 2002.
 - [28] A. Gupta, M. Khatri, S. K. Rajput, A. Mehra and S. Bathla, "Design of low power magnitude comparator," in *Proc. 2017 7th International Conference on Cloud Computing, Data Science & Engineering - Confluence*, Noida, 2017, pp. 754-758.
 - [29] M. Hasan, U. K. Saha, M. S. Hossain, P. Biswas, M. J. Hossein and M. A. Z. Dipto, "Low Power Design of a Two Bit Magnitude Comparator for High Speed Operation," *2019 International Conference on Computer Communication and Informatics (ICCCI)*, Coimbatore, Tamil Nadu, India, 2019, pp. 1-4.
 - [30] M. Hasan, U. K. Saha, A. Sorwar, M. A. Z. Dipto, M. S. Hossain and H. U. Zaman, "A Novel Hybrid Full Adder Based on Gate Diffusion Input Technique, Transmission Gate and Static CMOS Logic," *2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT)*, Kanpur, India, 2019, pp. 1-6.
 - [31] A. Gupta, M. Khatri, S. K. Rajput, A. Mehra and S. Bathla, "Design of low power magnitude comparator," in *Proc. 2017 7th International Conference on Cloud Computing, Data Science & Engineering - Confluence*, Noida, 2017, pp. 754-758.
 - [32] P. Corsonello, S. Perri and G. Cocorullo, "Performance comparison between static and dynamic CMOS logic implementations of a pipelined square-rooting circuit," in *Proc. IEEE Proceedings - Circuits, Devices and Systems*, vol. 147, no. 6, pp. 347-355, Dec. 2000.
 - [33] H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 49, no. 1, pp. 25-30, Jan. 2002.
 - [34] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar and A. Dandapat, "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 23, no. 10, pp. 2001-2008, Oct. 2015.
 - [35] M. Shoba and R. Nakkeeran, "GDI based full adders for energy efficient arithmetic applications," *Engineering Science and Technology, an International Journal*, vol. 19, no. 1, pp. 485-496, 2016.
 - [36] C. H. Chang, J. M. Gu, M. Zhang, "A Review of 0.18- μ m Full Adder Performances for Tree Structured Arithmetic Circuits" *IEEE Transactions on Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 6, pp. 686-695, Jun. 2005.
 - [37] S. Goel, M. A. Elgamel and M. A. Bayoumi, "Novel design methodology for high-performance XOR-XNOR circuit design," *16th Symposium on Integrated Circuits and Systems Design*, 2003. SBCCI 2003. Proceedings., Sao Paulo, Brazil, 2003, pp. 71-76.
 - [38] S. Wairya, G. Singh, Vishant, R. K. Nagaria and S. Tiwari, "Design analysis of XOR (4T) based low voltage CMOS full adder circuit," *2011 Nirma University International Conference on Engineering*, Ahmedabad, Gujarat, 2011, pp. 1-7.
 - [39] M. Hasan, M. J. Hossein, M. Hossain, H. U. Zaman and S. Islam, "Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 8, pp. 1464-1468, 2020.
 - [40] A. Morgenshtein, A. Fish and I. A. Wagner, "Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 10, no. 5, pp. 566-581, Oct. 2002.

- [41] M. Hasan, H. U. Zaman, M. Hossain, P. Biswas, S. Islam, "Gate diffusion input technique based full swing and scalable 1-bit hybrid full adder for high performance applications," *Engineering Science and Technology, An International Journal*, 2020.
- [42] L Q. Hu, A. Yadav, H. Liu, S. Azam, A. Karim, B. Shanmugam, A. H. Siddique, M. Hasan, "Analysis of Lemon Company's Cross-Border E-Commerce Logistics Distribution Mode Selection," 2020 10th International Conference on Logistics, Informatics and Service Sciences, Budapest, Hungary, 2020.
- [43] S. Hasan, F. Faisal, S. Sabrin, Z. Tong, M. Hasan, D. Debnath, M. S. Hossain, A. H. Siddique, J. Alam, "A Simplified Approach to Develop Low Cost Semi-Automated Prototype of a Wheelchair," *University of Science and Technology Annual (USTA)*, 2020.